Article

# Medium-scale flexible integrated circuits based on 2D semiconductors

Received: 5 February 2024

Accepted: 3 December 2024

Published online: 30 December 2024

Check for updates

Yalin Peng<sup>1,2,5</sup>, Chenyang Cui<sup>1,3,5</sup>, Lu Li<sup>1,3</sup>, Yuchen Wang<sup>1,3</sup>, Qinqin Wang<sup>1,3</sup>, Jinpeng Tian<sup>1,3</sup>, Zhiheng Huang<sup>1,3</sup>, Biying Huang<sup>1,3</sup>, Yangkun Zhang<sup>1,3</sup>, Xiuzhen Li<sup>1,3</sup>, Jian Tang<sup>1,3</sup>, Yanbang Chu<sup>1,3</sup>, Wei Yang<sup>1,3</sup>, Dongxia Shi<sup>1,3</sup>, Luojun Du<sup>1,3</sup>, Na Li<sup>1,3,4</sup> & Guangyu Zhang<sup>1,3,4</sup>

Two-dimensional (2D) semiconductors, combining remarkable electrical properties and mechanical flexibility, offer fascinating opportunities for flexible integrated circuits (ICs). Despite notable progress, so far the showcased 2D flexible ICs have been constrained to basic logic gates and ring oscillators with a maximum integration scale of a few thin film transistors (TFTs), creating a significant disparity in terms of circuit scale and functionality. Here, we demonstrate medium-scale flexible ICs integrating both combinational and sequential elements based on 2D molybdenum disulfide (MoS<sub>2</sub>). By cooptimization of the fabrication processes, flexible MoS<sub>2</sub> TFTs with high device yield and homogeneity are implemented, as well as flexible NMOS inverters with robust rail-to-rail operation. Further, typical IC modules, such as NAND, XOR, half-adder and latch, are created on flexible substrates. Finally, a medium-scale flexible clock division module consisting of 112 MoS<sub>2</sub> TFTs is demonstrated based on an edge-triggered Flip-Flop circuit. Our work scales up 2D flexible ICs to medium-scale, showing promising developments for various applications, including internet of everything, health monitoring and implantable electronics.

Flexible electronics, integrating both electronic functionalities and mechanical flexibility, holds great promise for the transformation of human life with more comfort and convenience owing to a plethora of emerging technological innovations, including wearable/implantable devices, foldable smart terminals, bioinspired soft robotics and human-machine interfaces<sup>1-3</sup>. Specifically, multifunctional flexible integrated circuits (ICs), which facilitate the seamlessly information processing, interaction and integration with human beings, objects, and ambient environments, would strongly advance the era of internet of everything (IoE). Over the past decades, huge efforts have been devoted to fabricating flexible electronic devices based on organic semiconductors<sup>4-6</sup>, indium gallium zinc oxide (IGZO)<sup>7,8</sup>, carbon

nanotubes (CNT)<sup>9-11</sup>, and amorphous/polycrystalline silicon<sup>12-14</sup>. Although significant progress has been witnessed, the low carrier mobility, interfacial disorder, low yield, or the lack of device uniformity and reproducibility over large areas create critical roadblocks towards practical applications.

Remarkably, the emergent two-dimensional (2D) semiconductors with the unmatched combination of high electrical properties, mechanical flexibility and enhanced biocompatibility, introduce a promising avenue for the nascent flexible ICs<sup>15</sup>. The advantages of 2D flexible devices have largely been validated and agreed upon over the past few years, such as high-speed flexible electronics<sup>16,17</sup>, high-performance ICs with low power consumption<sup>18,19</sup> and artificial

<sup>1</sup>Beijing National Laboratory for Condensed Matter Physics and Institute of Physics, Chinese Academy of Sciences, Beijing, China. <sup>2</sup>China North Vehicle Research Institute, Beijing, China. <sup>3</sup>School of Physical Sciences, University of Chinese Academy of Sciences, Beijing, China. <sup>4</sup>Songshan Lake Materials Laboratory, Dongguan, Guangdong, China. <sup>5</sup>These authors contributed equally: Yalin Peng, Chenyang Cui. <sup>6</sup>e-mail: luojun.du@iphy.ac.cn; lina@sslab.org.cn; gyzhang@iphy.ac.cn retinas enabled by optoelectronics<sup>20</sup>. However, the demonstrated 2D flexible ICs have thus far been constrained to basic logic gates and ring oscillators, with a maximum integration scale of merely 24 thin film transistors (TFTs)<sup>18</sup>. This limited capability only enables to perform simple operations, leaving a significant gap towards cutting-edge applications in terms of circuit scale and functionality. To fully harness the potential of flexible 2D ICs, it is of the utmost importance to upgrade the TFT integration scale, and to implement multifunctional digital electronic systems integrating both combinational and sequential circuits in a single chip with hundreds to thousands of TFTs working collaboratively<sup>21</sup>.

In this work, we demonstrate the medium-scale flexible ICs integrating more than 100 TFTs based on the 2D semiconductor  $MoS_2$ . An impedance modulation is employed to create both the enhancementmode (E-mode) and depletion-mode (D-mode) transistors and further implement the NMOS inverters based on zero- $V_{gs}$  load logic. The flexible  $MoS_2$  transistors demonstrate good flexibility and uniformity. Additionally, our design ensures robust rail-to-rail operation with sufficient noise margin, which is crucial for ensuring the stable operation of various digital elements, making it an ideal standard cell for constructing medium-scale complex circuits. To this end, we demonstrate both combinational and sequential logic circuits, incorporating representative elements such as a half-adder, latch, flip-flop, and a medium-scale clock division module, offering potential applications in digital ICs and IoE system.

#### Results

**Co-optimization of processes for medium-scale flexible MoS<sub>2</sub> ICs** The digital ICs constructed by a set of combinational and sequential logic elements sit at the heart of electronics systems, which are responsible for tasks such as data computation, signal processing, and control functions<sup>15</sup>. Figure 1a illustrates the inter-relationship between the combinational and sequential circuits within a register transfer level (RTL) abstraction<sup>22</sup>. Data signals are sent into the combinational logic (CL) block performed with specific logic operation and then captured by sequential elements (e.g., register) for temporary storage. Under the regulation of the clock signal, the data will soon propagate from this register to the next one in a synchronized manner, enabling time-dependent operations.

2D semiconductors such as MoS<sub>2</sub> with atomic thicknesses and dangling-bond-free flat surface not only hold great promise for further scaling ICs to the end of roadmap, but also offer extraordinary opportunities for the nascent flexible nanotechnology because of their superior mechanical flexibility afforded by their atomically thin nature<sup>23</sup>. To transcend the current integration scale and implement flexible 2D ICs with comprehensive functionalities, it requires the cooptimization of technology processes to achieve reliable batch fabrication of flexible 2D TFTs with high yield and low device-to-device variations. To realize this long-sought goal, we optimize every step of technical process (Fig. 1b and Supplementary Fig. 1). (1) we employ the gate-first device architectures, which facilitate the deposition of highquality high-k dielectric layers. It is noteworthy that for the local metalgate fabrication, a double-layer-photoresist technology is utilized, as presented in Supplementary Fig. 2, creating an undercut structure crucial for both high-yield lift-off and reduced edge burr of the gate pattern<sup>24</sup>. (2) We pre-deposit 20 nm  $HfO_2$  on flexible poly ethylene terephthalate (PET) substrates as barrier layer before metalgate deposition to reduce the surface roughness and protect the susceptible polymer substrates from solution-induced deformation (Supplementary Fig. 3), given that the double-layer-photoresist requires lift-off process in both organic and alkaline solutions. (3) we adopt a dual-transfer technology with a combination of wet and dry transfer processes (see Methods). Together with epitaxially grown high-quality 4-inch wafer-scale monolayer MoS<sub>2</sub> films which are characterized by rigorous layer uniformity and significant large grain size (Supplementary Fig. 4), the integrity of the MoS<sub>2</sub> thin films transferred onto the flexible substrates is significantly bolstered, facilitating flexible TFTs with high yield and uniformity. (4) Later upon the contact formation, we employ a *n*-doping technique involving substoichiometric AlO<sub>x</sub> capping layer on the load transistors<sup>25</sup>. This



**Fig. 1** | **Co-optimization of processes for medium-scale flexible MoS<sub>2</sub> integrated circuits (ICs). a** Schematic of flexible electronics incorporating both clock division module and data processing core in the internet of everything (IoE) paradigm. The upwards flow diagram demonstrates the inter-relationship between different blocks within register transfer level (RTL) abstraction, where CL: combinational



logic, reg: register. **b** Detailed layer structure of the as-fabricated MoS<sub>2</sub> ICs on the flexible substrate. **c** MoS<sub>2</sub> flexible ICs fabricated on a 4-inch poly ethylene terephthalate (PET) substrate consisting both the combinational and sequential elements. The zoomed-in image showcases the representative circuit blocks including inverters, flip-flops and medium-scale clock division modules.

enables a robust rail-to-rail operation of the basic building blocks and further improves the stability of the medium-scale cascaded ICs which we shall come to shortly.

Therefore, the co-optimization strategy incorporates doublelayer photoresist technology, pre-deposition of the  $HfO_2$  barrier layer, utilization of monolayer  $MOS_2$  for transistors, and doping with a substoichiometric  $AlO_x$  capping layer. These enhancements collectively improve device performance, uniformity, and yield, thereby increasing the reliability and consistency of flexible transistor and IC fabrication.

Figure 1c shows the as-fabricated medium-scale  $MoS_2$  ICs on a 4-inch transparent flexible PET substrate, including both combinational and sequential elements such as NAND/NOR gates, half adder, and flip-flops. The zoomed-in image shows the details of the representative positive-edge-triggered Flip-Flops (left), inverters (middle) and clock division modules (right). We highlight that the clock division module featured on this chip, consisting of 112 transistors, marks the inaugural demonstration of medium-scale flexible ICs based on 2D semiconductors.

#### Flexible MoS<sub>2</sub> TFTs

To verify the device flexibility of the afore-mentioned gate-first technology, we firstly fabricate array of flexible MoS<sub>2</sub> TFTs on PET substrates with channel lengths varying from 5 to 50  $\mu$ m and channel widths ranging from 20 to 60  $\mu$ m (Fig. 2a). Note that transistors based on bilayer MoS<sub>2</sub> obtained through the dual-transfer technology not only achieved improved device yield but also demonstrated enhanced performance metrics, including reduced variation, smaller subthreshold swing, and higher on-state current compared to those based on monolayer MoS<sub>2</sub>, as shown in Supplementary Fig. 5. Consequently, we selected the bilayer MoS<sub>2</sub> technology for our device fabrication. Figure 2b presents the double sweep transfer curve of a typical bilayer MoS<sub>2</sub> device, demonstrating an high on/off ratio exceeding 10<sup>8</sup> and narrow hysteresis  $\Delta V_g$  of -120 mV (inset of Fig. 2b). The small hysteresis indicates a minimal impedance variation at a given voltage during a dynamic operation, which is crucial for constructing inverters and ICs with robust operations. The corresponding output curves are depicted in Fig. 2c, exhibiting a favorable linear behavior and thus indicating a good Ohmic contact.

In order to evaluate the device resilience against certain mechanical strain, we perform various tests in terms of both the bending radius and times. Figure 2d displays the transfer curves and leakage currents under different conditions. The corresponding tensile strain within the device is calculated according to the bending radius (R) and half of the film thickness (d) by  $\varepsilon = d/R^{10}$ , where d = 0.12 mm. Both the output and leakage currents demonstrate negligible performance degradation under the tensile strain of more than ~2%. The on-current seems remain visually unaltered up to 2% of strain. This contrasts with some previous studies show the enhancement of on-current of MoS<sub>2</sub> by strain engineering<sup>26-29</sup>. A possible origin of the almost unchanged on-current may be competition between the reducing of intervalley scattering trigged by strain and strain-induced degradation of device performance. It is noteworthy that although a slight shift of threshold voltage (V<sub>th</sub>) is observed during bending, the resulting transfer curves still fall within the overall statistical distribution mentioned below. The observed shift in V<sub>th</sub> can be attributed to several factors: polarization charges generated by mechanical strain affecting carrier distribution, the introduction of new defects and trap states that capture and release charge carriers, and altered Schottky contact characteristics, which change the electric field distribution in the contact region. Moreover, the devices exhibit high tolerance in a 103-cycle bending fatigue tests under the strain of 1.23% (Fig. 2e, f). Despite a slight degradation in the on/off ratio caused by the increase in off-state current, the critical parameters extracted throughout the test show no significant variations, highlighting resilient flexibility of the devices.

#### Basic building blocks with robust rail-to-rail operations

Aside from the good flexibility of the as-fabricated transistors, it is also crucial to achieve fundamental building blocks (e.g., inverters) with



Fig. 2 | Flexible MoS<sub>2</sub> transistors. a The measurement setup for the bended devices and the inset shows an array of flexible MoS<sub>2</sub> thin film transistors (TFTs) on PET substrate with different channel length and width configurations. b The double transfer curves of a typical device (L = 10  $\mu$ m, W = 40  $\mu$ m). Inset: the hysteresis widths across the entire I<sub>ds</sub> range. V<sub>ds</sub>: the source-drain voltage, I<sub>ds</sub>: the source-drain current, V<sub>g</sub>: the back-gate voltage, where  $\Delta V_g$  is the difference of back-gate voltage

at the same  $I_{ds.} c$  Output curves of the same device in (b) exhibiting Ohmic behavior. d Transfer curves of flexible  $MoS_2$  TFTs with different strains. e Transfer curves of a device throughout a set of bending fatigue test up to 1000 times. f Corresponding parameters extracted from (e) for evaluating device performance variations, where  $g_m$  is the transconductance, on/off: on/off ratio, SS: the sub-threshold swing.



**Fig. 3** | **Basic building blocks with robust rail-to-rail operations. a** Schematically illustration of MoS<sub>2</sub>-based NMOS inverter with AlO<sub>x</sub> capping layer on the load transistor. NMOS N-Metal-Oxide-Semiconductor, V<sub>in</sub> the input voltage, V<sub>out</sub> the output voltage, V<sub>dd</sub> drain voltage. **b** Transfer curves and the corresponding statistic results of V<sub>th</sub> for 100 E-mode and D-mode transistors, the dashed line represents the fitted normal distribution curves. Inset: circuit diagram of NMOS inverter based on zero-V<sub>gs</sub> load logic. V<sub>th</sub>: the threshold voltage, E-mode: enhancement-mode, D-mode: depletion-mode. **c** Voltage transfer characteristics and the corresponding

midpoint voltages (V<sub>M</sub>) of 100 D/E mode and 100 E/E mode inverters, and the dashed line represents the fitted normal distribution curves. **d** Noise margin comparison of the inverters with and without (inset) the intentional doping technique, NMH: noise margin high, NML noise margin low. Optical image (**e**) and corresponding circuits diagram (**f**) of the flexible MoS<sub>2</sub>-based XOR and half-adder circuits. **g** Dynamic measurements of the NAND, NOR, XOR, and half-adder circuits with  $V_{dd} = 5 V$ .

robust rail-to-rail operations, allowing to maintain logic integrity when cascading into medium-scale ICs. In order to construct MoS<sub>2</sub>-based NMOS rail-to-rail inverters with sufficient noise margin, we employ an intentional doping technology with a sub-stoichiometric AlO<sub>x</sub> capping layer on the load transistor (Fig. 3a). The oxygen vacancies in the substochiometric  $AIO_x$  induce electron doping in the conduction band of MoS<sub>2</sub>, and thus cause a negative V<sub>th</sub> shift in the load transistor (Fig. 3b and Supplementary Figs. 6, 7), thereby effectively transforming E-mode into a D-mode transistor<sup>30</sup>. This strategic modulation of the load transistor, operating as a current source in zero-V<sub>gs</sub> mode, aligns its resistance comparable with the drive transistor under a specified input voltage, allowing for precise manipulation of the switching threshold voltage towards statically-ideal V<sub>dd</sub>/2 in the inverters and leading to enhanced robustness in cascade ICs. In order to evaluate the device uniformity before and after doping, we measure 100 randomly picked as-fabricated D-mode and E-mode transistors on flexible PET substrates. The statistical transfer curves and their corresponding V<sub>th</sub> are shown in Fig. 3b. The standard deviations are of ~10%, comparable with the state-of-the-art results of the well-developed flexible TFT technology based on CNTs or 2D devices on rigid substrates<sup>21,31</sup>. The overall high uniformity and reliability allow to optimize the standard inverter cells in terms of their performance, stability, and noise immunity, promising the prospect for scaling up 2D flexible ICs to medium-scale with comprehensive functionality and desired performance. The statistic voltage transfer characteristics (VTC) of 200 inverters in E/E mode and D/E mode are shown in Fig. 3c. The D/E mode inverters shift their switching threshold voltage to ~2.2 V, whereas inverters with identical transistor design achieve a tripping point of ~0.94 V. This tight distribution of D/E mode inverters with reliable railto-rail operation confirms the dependability of this design configuration for cascading multiple logic stages. Besides, as shown in Fig. 3d and Supplementary Fig. 8, the VTC of D/E mode inverter demonstrates stable logic low and high values with negligible voltage loss, and the corresponding noise margin is highly symmetrical and adequate with

2.13 V noise margin high (NMH) and 1.59 V noise margin low (NML). Please see Supplementary Figs. 9 and 10 for more characteristics of the D/E mode inverter. Next, we verify the logic operations of the basic logic gates, which serve as the foundation for implementing any combinational circuits. Figure 3e, f show respectively the optical image and the corresponding circuit schematics of the representative XOR and half-adder. For the XOR gate implementation, a 13-transistor<sup>32</sup> instead of 9-transistor<sup>33</sup> configuration is utilized, ensuring a balanced pull-up and pull-down network, thereby reducing skew difference between the rising and falling edges. Figure 3g presents the dynamic measurements of the NAND, NOR, XOR, and half-adder circuits. A pair of synchronized pulses, comprising all possible combinations of "0" and "1", are used as the input signals. The corresponding circuits demonstrate accurate Boolean functions and ideal rail-to-rail operation in response to the input signals, please see Supplementary Fig. 11 for more characteristics. The half-adder circuit, responsible for adding two binary digits, provides a preliminary demonstration of common combinational circuits. These foundational elements lay the groundwork for implementing various combinational circuits, such as an arithmetic logic unit (ALU) that serves as a crucial component of a microprocessor<sup>4,34</sup>.

#### Sequential circuits and medium-scale flexible module

The combinational circuits, generate outputs based independently on the current inputs. Another type of circuit is sequential circuits in which the next outputs not only depend on the current inputs but also rely on the current state of the circuit. This kind of circuits possess the capability to store and maintain the circuit's state, and is essential for controlling the data flow on the signal processing path. Here, we demonstrate the basic memory elements, latch and flip-flop circuits, all of which are commonly utilized for storing 1-bit binary signals. The corresponding circuit diagrams are depicted in Fig. 4a. By incorporating a feedback loop, these circuits enable latching onto a specific state and retaining it until a new input is received. Additionally, the



**Fig. 4** | **Sequential circuits and medium-scale module based on flexible MoS<sub>2</sub> transistors. a** Circuit diagrams of the D-Latch and D-Flip-Flop circuits. **b** The trigger condition and corresponding state transition diagram of the sequential elements. Note that the current state (Q) is a function of both the input signal (D) and previous state. **c** Output characteristics of the D-Latch and D-Flip-Flop circuits. The gray shadow and dashed line indicate the period when the sequential elements are

sensitive to the input signals. **d** Optical image of a flexible MoS<sub>2</sub>-based clock division module consisting of 112 transistors. **e** The medium-scale clock division module constructed by 4 toggled flip-flop dividers. **f** Measured waveform of the clock division module with a 1 kHz input clock rate. **g** Benchmark of the integration level of ICs implemented with 2D materials<sup>36-52</sup>. The solid (hollow) symbol represents the flexible (rigid) 2D ICs.

circuit's state can also be set to "0" or "1" based on the trigger signals. The trigger condition of the circuit and its related state transition diagram are illustrated in Fig. 4b. Figure 4c shows the measured waveform for the D-Latch. The output state Q follows the input signal D when the clock signal is at high value (indicated by the gray shade area), and the final state of Q will be latched into a stable value when the clock changes to low. Note that the latch circuit is voltage levelsensitive, i.e., in the period of CLK = 1 any changes in D will cause flip of state in Q, resulting a diminished resistance to interference. In order to enhance the reliability and prevent undesired state change, we also constructed the edge-triggered Flip-Flop based on the D-Latch in the master-slave configuration<sup>35</sup>. The resulting D-Flip-Flop exhibits state reversal only at the rising edge of the clock signal (indicated by the dashed line) and remains undisturbed throughout the rest of the period (Fig. 4c). We highlight that the realization of flexible sequential circuits based on 2D semiconductors is essential for forming a complete data path with the combinational elements.

Based on the edge-triggered Flip-Flop, we also fabricate a clock division module (also worked as a hexadecimal counter) on the flexible PET substrate. Importantly, this module incorporates 112  $MOS_2$  transistors, yielding a medium-scale 2D ICs (Fig. 4d). The implementation of the circuit is shown in Fig. 4e. The toggle flip-flop dividers are connected in series, forming an asynchronous sequential circuit<sup>8</sup>. The

functionality of the clock division module, tested with a 1 kHz input clock rate, demonstrates the generation of accurate frequency clock signal at each node and maintains stable operation before and after bending, as shown in Fig. 4f and Supplementary Fig. 12. Notably, when comparing the results before and after bending, both delay and output swing show improvements, albeit with an increase in power consumption. Following bending, the output waveform and overall performance demonstrate slight enhancements, likely attributable to the shift in the device's threshold voltage induced by the applied stress. A lower V<sub>th</sub> may facilitate quicker device activation, thereby reducing delay times and stabilizing output waveforms. This shift can enhance dynamic response, resulting in a favorable trade-off between speed and power efficiency. Additionally, this clock division module could be responsible for generating separate clock signals based on the requirements of different submodules within a single chip. For practical applications, improvements can be made by minimizing parasitic capacitance through the use of materials with lower dielectric constants and reducing the number of vias, adjusting the threshold voltage of the transistors, and enhancing the quality of the MoS<sub>2</sub> material and fabrication process to improve circuit performance and switching speed.

Finally, for evaluating the integration level of 2D ICs, we benchmark our results with other commonly used 2D materials, including WSe2<sup>36-39</sup>, Black Phosphoros (BP)<sup>37,40-42</sup>, MoTe2<sup>43-45</sup>, Graphene (GR)<sup>46-48</sup>,  $\operatorname{ReS}_{2}^{\overline{49,50}}$ ,  $\operatorname{SnS}_{2}^{51}$  and  $\operatorname{Bi}_{2}\operatorname{O}_{2}\operatorname{Se}^{52}$  (Fig. 4g). Among these, MoS<sub>2</sub> ICs are the most well-developed both on rigid<sup>30,32,34,53,54</sup> and flexible<sup>18,19,55</sup> substrates, exhibiting the highest level of integration. Note that this work showcases the demonstration of medium-scale flexible 2D ICs, incorporating more than 100 transistors and enabling both combinational and sequential logic functions. Leveraging our co-optimization of circuit fabrication technology, the integration capacity of the flexible MoS<sub>2</sub> ICs has advanced to medium-scale scalability, being on the same level of 2D rigid ICs. Our results fully exemplify the potential of 2D materials in flexible ICs applications, demonstrating their promising prospects for maintaining high performance and yield when further down-scaling the size and increasing the scale of integration. Furthermore, future research may leverage the direct growth of TMDs on flexible substrates, which has been shown to improve device yield, reliability, and interface quality compared to traditional processes<sup>56,57</sup>.

### Discussion

Medium-scale flexible ICs based on  $MoS_2$  TFTs are successfully realized by co-optimizing the fabrication technology. Additionally, the implementation of the  $AlO_x$  doping technique and the zero-V<sub>gs</sub> load logic configuration enables robust rail-to-rail operation of the inverters, establishing a solid foundation for constructing reliable medium-scale circuits. Remarkably, both the combinational and sequential circuits with correct logic functions are demonstrated, and can be further integrated into functional circuit blocks capable of executing specific instructions. This work scales up the 2D flexible ICs to the mediumscale, representing an important advancement toward various practical applications, such as wearable electronics, foldable smart terminals, and IoE applications.

## Methods

#### Growth of 4-inch MoS<sub>2</sub>

The growth of monolayer  $MoS_2$  is performed in a homemade 3-temperature zone CVD system. Pre-annealed 4-inch sapphire (0001) wafers are placed in the 3<sup>rd</sup> zone of the furnace as substrates and sulfur (Alfa Aesar, 99.9%, 20 g) and MoO<sub>3</sub> (Alfa Aesar, 99.9%, 240 mg) powder loaded in separate quartz tubes are placed in the 1st and 2nd zone, respectively, as the reaction sources. In a typical growth, the reactive sulfur and MoO<sub>3</sub> are carried with 40 sccm Ar and 240 sccm Ar/8 sccm O<sub>2</sub> gas respectively to the substrate for epitaxy. The temperatures are kept at 160 °C (1st zone), 580 °C (2nd zone), and 930 °C (3rd zone) and the system pressure is -1 Torr. For the full coverage of a 4-inch substrate, the epitaxial growth typically lasts for 45 min.

#### Fabrication of flexible MoS<sub>2</sub> ICs

The PET thin film is attached to a supportive rigid substrate, baked at 110 °C for one hour on a hot plate, and then pre-deposited with 20 nm HfO<sub>2</sub> as the barrier layer, preventing the deformation and delamination of the flexible substrates throughout the entire fabrication process. The substrate is spin-coated with LOR 5 A (Microchem)/AZ6130 bilayer-photoresist, and then exposed by direct-write laser lithography (DWL 66+), enabling the gate patterns with undercut structures. Ti(2 nm)/Au(8 nm)/Ti(2 nm) is deposited by e-beam evaporation system and followed with lift-off process in acetone and AZ 300MIF successively. After O<sub>2</sub> plasma treatment for surface cleaning, 30 nm HfO<sub>2</sub> is deposited globally as dielectric layer by ALD (KE-MICRO TALD-150D) using Tetrakis(dimethylamido)hafnium(IV) and H<sub>2</sub>O as precursors. The dual-transfer of MoS<sub>2</sub> is carried out by both wet and dry transfer method starting with MoS<sub>2</sub>/sapphire spin-coated with 5% 950 polymethyl methacrylate (PMMA). For the wet-transfer, the PMMA/ MoS<sub>2</sub>/sapphire stack is etched in KOH solution for 40 min, and then peeled off and picked up in water by the target substrate. The drytransfer is aided with a thermal releasing tape (TRT), which could directly peel off the stack from sapphire substrate and transfer onto the target substrate without picking up the floated MoS<sub>2</sub> film from water. This could effectively prevent the first layer of MoS<sub>2</sub> on target substrate from delamination under water when picking up the second one. Reactive ion etching (PlasmaPro NGP80 RIE, Oxford Instruments) is implemented for both of the channel definition and via formation using O<sub>2</sub> plasma and SF<sub>6</sub>/Ar plasma respectively. Finally, Au(2 nm)/Ti(2 nm)/Au(30 nm) is deposited and lift-off in achieving the contact formation.

#### **Optical and electrical measurements**

The photoluminescence (PL) and Raman spectra are acquired using a JY Horiba HR800 system with a laser wavelength of 532 nm at room temperature. The electrical measurements are carried out in a vacuum probe station (Janis) with a semiconductor parameter analyzer (Agilent B1500) and a digital oscilloscope (Agilent DSO-X 3054 A). The waveforms of the digital elements are captured by the oscilloscope, which is connected to a 100 M $\Omega$  resistor for signal amplification, and had an input impedance of 1 M $\Omega$ .

### Data availability

Relevant data supporting the key findings of this study are available within the article and the Supplementary Information file. All raw data generated during the current study are available from the corresponding authors upon request.

#### References

- 1. Myny, K. The development of flexible integrated circuits based on thin-film transistors. *Nat. Electron.* **1**, 30–39 (2018).
- Shao, Y. et al. Room-temperature high-precision printing of flexible wireless electronics based on MXene inks. *Nat. Commun.* 13, 3223 (2022).
- 3. Mahmood, M. et al. Fully portable and wireless universal brain-machine interfaces enabled by flexible scalp electronics and deep learning algorithm. *Nat. Mach. Intell.* **1**, 412–422 (2019).
- Myny, K. et al. An 8-Bit, 40-Instructions-Per-Second organic microprocessor on plastic foil. *IEEE J. Solid-State Circuits* 47, 284–291 (2012).
- Sekitani, T., Zschieschang, U., Klauk, H. & Someya, T. Flexible organic transistors and circuits with extreme bending stability. *Nat. Mater.* 9, 1015–1022 (2010).
- Myny, K. et al. Organic RFID transponder chip with data rate compatible with electronic product coding. *Org. Electron.* 11, 1176–1179 (2010).
- 7. Kawamura, T. et al. Oxide TFT rectifier achieving 13.56-MHz wireless operation with DC output up to 12 V. IEDM, (IEEE, 2010).
- Myny, K. et al. 15.2 A Flexible ISO14443-A Compliant 7.5 mW 128b metal-oxide NFC barcode tag with direct clock division circuit from 13.56MHz Carrier. Isscc Dig Tech Pap I, 258-258 (IEEE, 2017).
- 9. Cao, Q. et al. Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates. *Nature* **454**, 495–500 (2008).
- Sun, D.-M. et al. Mouldable all-carbon integrated circuits. Nat. Commun. 4, 2302 (2013).
- 11. Sun, D.-M. et al. Flexible high-performance carbon nanotube integrated circuits. *Nat. Nanotech.* **6**, 156–161 (2011).
- 12. Chang, T. C. et al. Flexible low-temperature polycrystalline silicon thin-film transistors. *Mater. Today Adv.* **5**, 100040 (2020).
- Maiolo, L. et al. Flexible sensing systems based on polysilicon thin film transistors technology. Sens. Actuators B: Chem. 179, 114–124 (2013).
- 14. Trifunovic, M., Sberna, P. M., Shimoda, T. & Ishihara, R. Solutionbased polycrystalline silicon transistors produced on a paper substrate. *npj Fle. Electron.* **1**, 12 (2017).
- Zhu, K. et al. The development of integrated circuits based on twodimensional materials. *Nat. Electron.* 4, 775–785 (2021).

- Cheng, R. et al. Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. *Nat. Commun.* 5, 5143 (2014).
- 17. Zhang, X. et al. Two-dimensional MoS<sub>2</sub>-enabled flexible rectenna for Wi-Fi-band wireless energy harvesting. *Nature* **566**, 368–372 (2019).
- Tang, J. et al. Low power flexible monolayer MoS<sub>2</sub> integrated circuits. *Nat. Commun.* 14, 3633 (2023).
- Li, N. et al. Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. *Nat. Electron.* 3, 711–717 (2020).
- Li, N. et al. 2D semiconductor based flexible photoresponsive ring oscillators for artificial vision pixels. ACS Nano 17, 991–999 (2023).
- 21. Lei, T. et al. Low-voltage high-performance flexible digital and analog circuits based on ultrahigh-purity semiconducting carbon nanotubes. *Nat. Commun.* **10**, 2161 (2019).
- Braunl, T. Register-transfer level simulation. In Proc. 8th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (Cat. No.PR00728), 392–396 (San Francisco, CA, USA, 2000) https://doi.org/10.1109/ MASCOT.2000.876563.
- 23. Akinwande, D., Petrone, N. & Hone, J. Two-dimensional flexible nanoelectronics. *Nat. Commun.* **5**, 5678 (2014).
- Golden, J., Miller, H., Nawrocki, D. & Ross, J. Optimization of bi-layer lift-off resist process. CS Mantech Technical Digest (2009) http:// www.microchem.com/.
- Fan, D. et al. Two-dimensional semiconductor integrated circuits operating at gigahertz frequencies. Nat. Electron. 6, 879–887 (2023).
- Datye, I. M. et al. Strain-enhanced mobility of monolayer MoS<sub>2</sub>. Nano Lett. **22**, 8052–8059 (2022).
- Shin, H. et al. Nonconventional strain engineering for uniform biaxial tensile strain in MoS<sub>2</sub> thin film transistors. ACS Nano 18, 4414–4423 (2024).
- Zhang, Y. et al. Nonconventional strain engineering for uniform biaxial tensile strain in MoS<sub>2</sub> thin film transistors. ACS Nano 18, 12377–12385 (2024).
- Yang, J. A. et al. Biaxial tensile strain enhances electron mobility of monolayer transition metal dichalcogenides. ACS Nano 18, 18151–18159 (2024).
- McClellan, C. J., Yalon, E., Smithe, K. K. H., Suryavanshi, S. V. & Pop, E. High current density in monolayer MoS<sub>2</sub> doped by AlO<sub>x</sub>. ACS Nano 15, 1587–1596 (2021).
- Chen, X. et al. Wafer-scale functional circuits based on two dimensional semiconductors with fabrication optimized by machine learning. *Nat. Commun.* 12, 5953 (2021).
- Chen, B. et al. Highly uniform carbon nanotube field-effect transistors and medium scale integrated circuits. *Nano Lett.* 16, 5120–5128 (2016).
- Yu, L. et al. Design, modeling, and fabrication of chemical vapor deposition grown MoS<sub>2</sub> circuits with E-Mode FETs for large-area electronics. *Nano Lett.* 16, 6349–6356 (2016).
- Wachter, S., Polyushkin, D. K., Bethge, O. & Mueller, T. A microprocessor based on a two-dimensional semiconductor. *Nat. Commun.* 8, 14948 (2017).
- Takeda, Y. et al. Fabrication of ultra-thin printed organic TFT CMOS logic circuits optimized for low-voltage wearable sensor applications. Sci. Rep. 6, 25714 (2016).
- Lee, H. et al. Transfer of transition-metal dichalcogenide circuits onto arbitrary substrates for flexible device applications. *Nanoscale* 11, 22118–22124 (2019).
- 37. Chen, H. et al. Logic gates based on neuristors made from twodimensional materials. *Nat. Electron.* **4**, 399–404 (2021).
- Tosun, M. et al. High-gain inverters based on WSe<sub>2</sub> complementary field-effect transistors. Acs Nano 8, 4948–4953 (2014).

- 39. Yeh, C.-H. et al. Graphene–transition metal dichalcogenide heterojunctions for scalable and low-power complementary integrated circuits. ACS Nano **14**, 985–992 (2020).
- 40. Liu, Y. & Ang, K.-W. Monolithically integrated flexible black phosphorus complementary inverter circuits. ACS Nano **11**, 7416–7423 (2017).
- 41. Huang, M. et al. Multifunctional high-performance van der Waals heterostructures. *Nat. Nanotech.* **12**, 1148–1154 (2017).
- Chen, L. et al. Gigahertz integrated circuits based on complementary black phosphorus transistors. *Adv. Electron. Mater.* 4, 1800274 (2018).
- 43. Zhang, Q. et al. Simultaneous synthesis and integration of twodimensional electronic components. *Nat. Electron.* **2**, 164–170 (2019).
- Seo, S.-Y. et al. Writing monolithic integrated circuits on a twodimensional semiconductor with a scanning light probe. *Nat. Electron.* 1, 512–517 (2018).
- Park, Y. J., Katiyar, A. K., Hoang, A. T. & Ahn, J. H. Controllable P- and N-Type conversion of MoTe<sub>2</sub> via Oxide interfacial layer for logic circuits. Small 15, 1901772 (2019).
- 46. Lin, Y. M. et al. Wafer-scale graphene integrated circuit. *Science* **332**, 1294–1297 (2011).
- Han, S.-J., Garcia, A. V., Oida, S., Jenkins, K. A. & Haensch, W. Graphene radio frequency receiver integrated circuit. *Nat. Commun.* 5, 43086 (2014).
- Dodda, A. et al. Graphene-based physically unclonable functions that are reconfigurable and resilient to machine learning attacks. *Nat. Electron.* 4, 364–374 (2021).
- Kwon, J. et al. All-2D ReS<sub>2</sub> transistors with split gates for logic circuitry. Sci. Rep. 9, 10354 (2019).
- Dathbun, A. et al. Large-area CVD-grown Sub-2 V ReS<sub>2</sub> transistors and logic gates. Nano Lett 17, 2999–3005 (2017).
- Song, H. S. et al. High-performance top-gated monolayer SnS<sub>2</sub> field-effect transistors and their integrated logic circuits. *Nanoscale* 5, 9666–9670 (2013).
- 52. Li, T. et al. A native oxide high-κ gate dielectric for two-dimensional electronics. *Nat. Electron.* **3**, 473–478 (2020).
- Radisavljevic, B., Whitwick, M. B. & Kis, A. Integrated circuits and logic operations based on single-layer MoS<sub>2</sub>. Acs Nano 5, 9934–9938 (2011).
- 54. Wang, H. et al. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. *Nano Lett.* **12**, 4674–4680 (2012).
- 55. Lin, Z. et al. Solution-processable 2D semiconductors for highperformance large-area electronics. *Nature* **562**, 254–258 (2018).
- Hoang, A. et al. Low-temperature growth of MoS2 on polymer and thin glass substrates for flexible electronics. *Nat. Nanotech.* 18, 1439–1447 (2023).
- Lim, Y. et al. Wafer-Scale, homogeneous MoS2 layers on plastic substrates for flexible visible-light photodetectors. *Adv. Mater.* 28, 5025–5030 (2016).

# Acknowledgements

This project was supported by the National Key Research and Development Program (Grant No. 2021YFA1202904), the National Science Foundation of China (NSFC, Grant Nos. 61888102, 12422402, 62204166, and 12274447), the Guangdong Major Project of Basic and Applied Basic Research (2021B0301030002).

## **Author contributions**

G.Z. supervised the project. L.L., Q.W., and Y.Z. performed the epitaxial growth of the 4-inch MoS<sub>2</sub>. Y.P. fabricated the flexible circuits with help from C.C., Y.W., J.Ti., B.H., J.Ta., X.L. Y.P., and C.C. performed the electrical measurements with help from J.Ti., Z.H. and Y.C. Y.P., N.L., L.D., W.Y., D.S. and G.Z. analyzed data. Y.P., N.L., L.D., and G.Z. wrote the manuscript and all authors commented on the manuscript.

#### **Competing interests**

The authors declare no competing interests.

#### Additional information

**Supplementary information** The online version contains supplementary material available at https://doi.org/10.1038/s41467-024-55142-9.

**Correspondence** and requests for materials should be addressed to Luojun Du, Na Li or Guangyu Zhang.

**Peer review information** *Nature Communications* thanks Wenzhong Bao, Anh Tuan Hoang and the other, anonymous, reviewer for their contribution to the peer review of this work. A peer review file is available.

Reprints and permissions information is available at http://www.nature.com/reprints

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations. **Open Access** This article is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License, which permits any non-commercial use, sharing, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if you modified the licensed material. You do not have permission under this licence to share adapted material derived from this article or parts of it. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http:// creativecommons.org/licenses/by-nc-nd/4.0/.

© The Author(s) 2024